english Icono del idioma   español Icono del idioma  

Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/20.500.12008/42699 Cómo citar
Título: Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS?
Autor: Veirano Núñez, Francisco
Silveira, Fernando
Naviner, Lirida
Tipo: Ponencia
Palabras clave: CMOS integrated circuits, Semiconductor device modeling, Integrated circuit modeling
Descriptores: Electrónica
Fecha de publicación: 2015
Resumen: Intrinsic noise has been predicted as a limit to CMOS scaling. If this is the case, the effect would be more severe at low supply voltages, such as the ones applied in subthreshold digital circuits. In this work the effect of intrinsic noise in subthreshold digital nanoscale CMOS is analysed for the first time. Key issues such as variability and the actual bandwidth of the studied circuits are taken into account. Most of previous works overestimate the impact of intrinsic noise due to the use of simplified models of the MOS transistor. BSIM4 transistor model and PTM model files are used in order to correctly calculate noise RMS voltage at the output node of an inverter, which has not been done before in the subthreshold region. Technology scaling impact is explored by simulating technology nodes from 130 nm down to 16 nm and considering variability down to 32 nm. Simulation results show that variability strongly increases the minimum operating voltage of subthreshold digital nanoscale CMOS and thus making intrinsic noise not a problem, at least down to 32 nm, since commutation voltage maintains high enough to achieve negligible failure rates.
Descripción: Trabajo presentado en International Workshop on CMOS Variability (VARI), Salvador, Brazil, 01-04 set., 2015
Citación: Veirano, F, Silveira, F, Navinery, L. "Is intrinsic noise a limiting factor for subthreshold digital logic in nanoscale CMOS?" Publicado en: Proceedings of the International Workshop on CMOS Variability (VARI), Salvador, Brazil, 1-4 set, 2015, pp. 45-50, doi: 10.1109/VARI.2015.7456562.
Departamento académico: Electrónica
Grupo de investigación: Microelectrónica
Aparece en las colecciones: Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica

Ficheros en este ítem:
Fichero Descripción Tamaño Formato   
VSN15.pdf333,56 kBAdobe PDFVisualizar/Abrir


Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons Creative Commons