english Icono del idioma   español Icono del idioma  

Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/20.500.12008/42703 Cómo citar
Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.contributor.authorBarboza, Jorgees
dc.contributor.authorBasualdo, Josées
dc.contributor.authorPérez Acle, Julioes
dc.date.accessioned2024-02-26T19:52:42Z-
dc.date.available2024-02-26T19:52:42Z-
dc.date.issued2016es
dc.date.submitted20240223es
dc.identifier.citationBarboza, J, Basualdo, J, Pérez Acle, J. “Auxiliary IP blocks for early dependability analysis of small processor based systems”. 17th LATS 2016. Foz do Iguacu, Brasil, 6-8 abr., 2016es
dc.identifier.urihttps://hdl.handle.net/20.500.12008/42703-
dc.description.abstractFault injection experiments are a powerful aid to identify and fix problems in the design of fault tolerance mechanisms, particularly when performed at early development phases. For this purpose, it is important not only to classify the faults, but also to understand the different faulty behaviors. When an embedded system is considered, a common approach for analyzing the faulty behavior is to exploit the execution trace features often available in medium to high size processors. This paper proposes two IP modules intended to facilitate fault injection experiments in small processor systems: a memory saboteur and a bus event recorder. The former allows the injection of SEU and stuck-at faults, both at a specific memory location and at the address or data bus level. The latter provides an alternative to the use of a full execution trace solution, which is often not available in small processors. The IP blocks were used to inject the faults and to analyze the behavior of a submodule of an implantable pulse generator running on an FPGA-hosted openMSP430 processor system. The IP blocks, the fault injection environment and the results of the fault injection campaigns are presented. The event traces captured by the event recorder IP played a fundamental role to understand the faulty behavior.es
dc.languageenes
dc.relation.ispartof17th LATS 2016. Foz do Iguacu, Brasil, 6-8 abr., 2016es
dc.rightsLas obras depositadas en el Repositorio se rigen por la Ordenanza de los Derechos de la Propiedad Intelectual de la Universidad De La República. (Res. Nº 91 de C.D.C. de 8/III/1994 – D.O. 7/IV/1994) y por la Ordenanza del Repositorio Abierto de la Universidad de la República (Res. Nº 16 de C.D.C. de 07/10/2014)es
dc.subjectDependability analysises
dc.subjectFault injectiones
dc.subjectSaboteures
dc.subjectopenMSP430es
dc.subjectMSP430es
dc.subjectMemory saboteures
dc.subjectBus event recorderes
dc.subject.otherElectrónicaes
dc.titleAuxiliary IP blocks for early dependability analysis of small processor based systemses
dc.typePonenciaes
dc.rights.licenceLicencia Creative Commons Atribución - No Comercial - Sin Derivadas (CC - By-NC-ND 4.0)es
udelar.academic.departmentElectrónica-
udelar.investigation.groupElectrónica Aplicada-
Aparece en las colecciones: Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica

Ficheros en este ítem:
Fichero Descripción Tamaño Formato   
BBP16.pdf594,89 kBAdobe PDFVisualizar/Abrir


Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons Creative Commons