Por favor, use este identificador para citar o enlazar este ítem:
https://hdl.handle.net/20.500.12008/21162
Cómo citar
| Título: | Design and power optimization of CMOS RF Blocks operating in the moderate inversion region |
| Autor: | Barboni, Leonardo Fiorelli, Rafaella Silveira, Fernando |
| Tipo: | Artículo |
| Palabras clave: | CMOS Integrated Circuits, Radio frequency Integrated Circuits, Amplifier Design, Power optimization |
| Descriptores: | ELECTRÓNICA |
| Fecha de publicación: | 2005 |
| Resumen: | In this work the design of radiofrequency CMOS circuit blocks in the 910MHz ISM band, while biasing the MOS transistor in the moderate inversion region, is analyzed. An amplifier design tool is presented. This tool shows that it exists an optimum in the power consumption for a given gain. Different technologies are compared, using the proposed tool, regarding its performance in terms of gain and power consumption in the design space I D -g m /I D . The frequency limit of the applied transistor model is discussed and comparisons with simulations using BSIM3v3 are presented. Implementation of a power amplifier and a VCO at 910MHz in 0.35μm CMOS technology and experimental results are also shown |
| Descripción: | Postprint |
| Editorial: | SBCCI |
| Citación: | Barboni, L, Fiorelli, R, Silveira, F. Design and power optimization of CMOS RF Blocks operating in the moderate inversion region [en línea] Proceedings of the 18th Symposium on Integrated Circuits and Systems Design. SBCCI '05. Florianópolis, Brasil, 2005. doi 10.1145/1081081.1081117 |
| Licencia: | Licencia Creative Commons Atribución – No Comercial – Sin Derivadas (CC - By-NC-ND) |
| Aparece en las colecciones: | Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica |
Ficheros en este ítem:
| Fichero | Descripción | Tamaño | Formato | ||
|---|---|---|---|---|---|
| BFS05.pdf | 275,28 kB | Adobe PDF | Visualizar/Abrir |
Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons
