Por favor, use este identificador para citar o enlazar este ítem:
https://hdl.handle.net/20.500.12008/41153
Cómo citar
Registro completo de metadatos
Campo DC | Valor | Lengua/Idioma |
---|---|---|
dc.contributor.author | Fiorelli, Rafaella | es |
dc.contributor.author | Silveira, Fernando | es |
dc.contributor.author | Peralías, Eduardo | es |
dc.date.accessioned | 2023-11-14T17:04:33Z | - |
dc.date.available | 2023-11-14T17:04:33Z | - |
dc.date.issued | 2012 | es |
dc.date.submitted | 20231114 | es |
dc.identifier.citation | Fiorelli, R, Silveira, F, Peralías, E. "An all-inversion-region MOST design methodology applied to a ratioless differential LC-VCO" PRIME 2012. Session WG3 – Analog and Mixed Signal II. Aachen, Germany, 2012. | es |
dc.identifier.uri | https://hdl.handle.net/20.500.12008/41153 | - |
dc.description.abstract | This paper presents a general optimization methodology for analog blocks in RF applications, with CMOS nanometer technologies, based on the complete exploration of all-in- version regions of MOS transistor (MOST). The fundamental tool is the systematic use of the MOST gm/ID technique and the description of the real behavior of all devices by means of semi-empirical models. To exemplify this technique, the differential ratioless cross-coupled LC-tank voltage controlled oscillator(LC-VCO) circuit is studied. The implemented design flow minimizes the LC-VCO phase noise considering the constraints of current consumption, output common-mode voltage and output amplitude. To verify the method, six LC-VCO were designed and validated by comparing them with the corresponding electrical simulations. | es |
dc.language | en | es |
dc.relation.ispartof | PRIME 2012. Session WG3 – Analog and Mixed Signal II. Aachen, Germany | es |
dc.rights | Las obras depositadas en el Repositorio se rigen por la Ordenanza de los Derechos de la Propiedad Intelectual de la Universidad De La República. (Res. Nº 91 de C.D.C. de 8/III/1994 – D.O. 7/IV/1994) y por la Ordenanza del Repositorio Abierto de la Universidad de la República (Res. Nº 16 de C.D.C. de 07/10/2014) | es |
dc.subject | Optimization | es |
dc.subject | Low power | es |
dc.subject | MOST all-inversion regions | es |
dc.subject | Design Methodology | es |
dc.subject | LC-VCOs | es |
dc.subject | RF | es |
dc.subject.other | Electrónica | es |
dc.title | An all-inversion-region MOST design methodology applied to a ratioless differential LC-VCO | es |
dc.type | Ponencia | es |
dc.rights.licence | Licencia Creative Commons Atribución - No Comercial - Sin Derivadas (CC - By-NC-ND 4.0) | es |
udelar.academic.department | Electrónica | - |
udelar.investigation.group | Microelectrónica | - |
Aparece en las colecciones: | Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica |
Ficheros en este ítem:
Fichero | Descripción | Tamaño | Formato | ||
---|---|---|---|---|---|
FSP12.pdf | 1,82 MB | Adobe PDF | Visualizar/Abrir |
Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons