english Icono del idioma   español Icono del idioma  

Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/20.500.12008/21158 Cómo citar
Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.contributor.authorArnaud, Alfredoes
dc.contributor.authorFiorelli, Rafaellaes
dc.contributor.authorGalup Montoro, Carloses
dc.date.accessioned2019-07-03T16:35:47Z-
dc.date.available2019-07-03T16:35:47Z-
dc.date.issued2005es
dc.date.submitted20190703es
dc.identifier.citationArnaud, A., Fiorelli, R, Galup Montoro, C. On the design of very small transconductance OTAs with reduced input offset [Preprint] Publicado en 18th Symposium on Integrated Circuits and Systems Design, Florianópolis, Brasil. Doi 10.1109/SBCCI.2005.4286825es
dc.identifier.urihttps://hdl.handle.net/20.500.12008/21158-
dc.descriptionTrabajo presentado en el 18th Symposium on Integrated Circuits and Systems Design, Florianópolis, Brasiles
dc.description.abstractIn this paper it will be demonstrated, from the theory and measurements, that series-parallel (SP) mirrors allow building current copiers with copy factors of thousands, without degrading mismatch or noise performance. SP current-division will be then employed to design OTAs ranging from a few pS to a few nS, with up to 1V linear range, consuming in the order of 100nW, and with a reduced area. An integrated 3.3s time-constant integrator will also be presented. One-by-one several design non-idealities will be revised: linearity, offset, noise, leakages; as well as layout techniques. A final analysis concludes that SP-association of transistors allows to build very efficient transconductors, for demanding applications in the field of implantable electronics among others.es
dc.languageenes
dc.publisherSBCCIes
dc.rightsLas obras depositadas en el Repositorio se rigen por la Ordenanza de los Derechos de la Propiedad Intelectual de la Universidad De La República. (Res. Nº 91 de C.D.C. de 8/III/1994 – D.O. 7/IV/1994) y por la Ordenanza del Repositorio Abierto de la Universidad de la República (Res. Nº 16 de C.D.C. de 07/10/2014)es
dc.subjectAnalog designes
dc.subjectCMOSes
dc.subjectLow-poweres
dc.subject.otherELECTRÓNICAes
dc.titleOn the design of very small transconductance OTAs with reduced input offsetes
dc.typePreprintes
dc.rights.licenceLicencia Creative Commons Atribución – No Comercial – Sin Derivadas (CC - By-NC-ND)es
Aparece en las colecciones: Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica

Ficheros en este ítem:
Fichero Descripción Tamaño Formato   
AFG05.pdf267,88 kBAdobe PDFVisualizar/Abrir


Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons Creative Commons