english Icono del idioma   español Icono del idioma  

Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/20.500.12008/20723 Cómo citar
Registro completo de metadatos
Campo DC Valor Lengua/Idioma
dc.contributor.authorSilveira, Fernandoes
dc.contributor.authorFlandre, Denises
dc.contributor.authorJespers, Paules
dc.date.accessioned2019-05-29T15:27:58Z-
dc.date.available2019-05-29T15:27:58Z-
dc.date.issued1996es
dc.date.submitted20190528es
dc.identifier.citationSilveira, Fernando, Flandre, Denis, Jespers, Paul. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA [en línea] IEEE Journal of Solid-State Circuits, 1996, v.31, no. 9es
dc.identifier.urihttps://hdl.handle.net/20.500.12008/20723-
dc.description.abstractA new design methodology based on a unified treatment of all the regions of operation of the MOS transistor is proposed. It is intended for the design of CMOS analog circuits and especially suited for low power circuits where the moderate inversion region often is used because it provides a good compromise between speed and power consumption. The synthesis procedure is based on the relation between the ratio of the transconductance over dc drain current g m / I D and the normalized current Io /( W/L). The gm /ID indeed is a universal characteristic of all the transistors belonging to a same process. It may be derived from experimental measurements and fitted with simple analytical models. The method was applied successfully to the design of a silicon-on-insulator (SOI) micropower operational transconductance amplifier (OTA).es
dc.languageenes
dc.publisherIEEEes
dc.relation.ispartofIEEE Journal of Solid-State Circuits, 1996, v.31, no. 9es
dc.rightsLas obras depositadas en el Repositorio se rigen por la Ordenanza de los Derechos de la Propiedad Intelectual de la Universidad De La República. (Res. Nº 91 de C.D.C. de 8/III/1994 – D.O. 7/IV/1994) y por la Ordenanza del Repositorio Abierto de la Universidad de la República (Res. Nº 16 de C.D.C. de 07/10/2014)es
dc.subject.otherELECTRÓNICAes
dc.titleA gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTAes
dc.typeArtículoes
Aparece en las colecciones: Publicaciones académicas y científicas - Instituto de Ingeniería Eléctrica

Ficheros en este ítem:
No hay ficheros asociados a este ítem.


Este ítem está sujeto a una licencia Creative Commons Licencia Creative Commons Creative Commons