# A Series-Parallel Switched Capacitor Step-Up DC-DC Converter and its Gate-Control Circuits for Over the Supply Rail Switches 

Pablo Pérez-Nicoli, Pablo Castro, Fernando Silveira<br>Instituto de Ingeniería Eléctrica, Facultad de Ingeniería<br>Universidad de la República, Uruguay.<br>\{pablop, pcastro, silveira\} @fing.edu.uy


#### Abstract

An efficient control of the gate voltage of switches that operate outside the supply range is a problem that occurs in circuits such as step-up DC/DC converters and stimulation circuits for implantable devices. This paper proposes solutions to this problem, using as case study a $3 x$, ultra low-power, step-up DC/DC converter with series-parallel architecture. The proposed gate control strategy results in minimizing the gate swing of the switches and recycling of the gate charge in one of the cases, thus reducing the energy spent in driving the switch. The designed converter achieves an $84 \%$ simulated efficiency (without the control circuitry) @ $V_{i n}=400 \mathrm{mV}$ and $5 \mu \mathrm{~A}$ load current and operates down to $V_{i n}=200 \mathrm{mV}$.


## I. Introduction

Current portable devices are usually powered by batteries. In several applications such as smart sensors or biomedical implants, batteries not only limit the life of the device but also increase the size. Nowadays there are some devices which can harvest energy recharging their battery or just powering themselves. Different energy sources can be used like solar, mechanical, thermal or even natural potential differences which exist across a tree [1].

The voltage obtained from these sources is often lower than the needed for the circuit to work, so this kind of applications use a DC-DC converter to increase and stabilize the supply voltage.

This step-up DC-DC converter should be capable of startup without any additional power source and work efficiently delivering at least some micro watts as many ultra low power applications have this consumption level, e.g. [2] proposes an intraocular pressure/temperature monitor that consumes $2.3 \mu W$. Many converters have been developed trying to satisfy these specifications, which are difficult to fulfil having subthreshold input voltage and achieving good efficiency with such low output power.

Inductor based converters reach very low start-up voltage but usually need external inductors and tend to generate higher electromagnetic radiated fields that could cause interference. [3] reaches a 35 mV start-up voltage with $58 \%$ end-to-end efficiency while using external components. Light weight and small volume are also greatly important in many of these applications, so design of an all integrated converter has been the main goal of many works. This kind of converters generally use only capacitors to raise the voltage and most of them are based on the Dickson charge pump [4] converter. [5] presents
an improved Dickson type charge pump which achieves a minimum start-up voltage of 270 mV , however, a reasonable efficiency is obtained when the input voltage is over 350 mV reaching a maximum efficiency of $65 \%$. Another charge pump not so often used are series-Parallel, in [6] a series-Parallel charge pump is presented, the architecture there shown allows different conversions ratios.


Fig. 1. Series-parallel step-up DC-DC converter

Additionally the series-Parallel charge pump has traditionally been the main architecture for stimulation circuits in many implants, such as cardiac pacemakers ([7], [8], [9]), where an external, stimulation tank capacitor of some microFarads is charged to a voltage that may be higher than the battery voltage. Therefore the results presented in this work are also applicable in this context.

Either using a Dickson type charge pump architecture or a simple series-Parallel converter (Fig. 1), a key issue lies on how to design the switches [10]. The simplest use of an ordinary switch (Fig. 2) requires to have available a power supply equal to the highest voltage to be handled by the switch, i.e. it operates within the power supply rails. Otherwise it cannot be turned off and/or it will present a high impedance when it is on. NMOS and PMOS has different behaviours. PMOS gate has to be higher than both A and B node (Fig. 2) in order to turn it off, but can be easily turned on connecting its gate to ground. NMOS however, needs a voltage over A or B to be turned on while it is turned off just setting its gate to ground. Furthermore, the PMOS substrate connection must be connected to a voltage higher than A and B , in order to avoid direct conduction of the drain-substrate or sourcesubstrate junctions. As a result, ordinary switches cannot be driven from the input voltage on a step-up converter.


Fig. 2. Ordinary switch voltage ranges. $V_{A}$ and $V_{B}$ are supposed to be above ground. Conditions consider also conduction in weak inversion (sub-threshold) regime.

Ordinary switches can be used in a step-up converter only if an auxiliary step up converter is applied or if the drive circuits are supplied from the output voltage. The first alternative, auxiliary step-up, presents an efficiency problem while the latter will need energy stored or an additional circuit or a mechanism to assure start-up. Some alternatives of the first type have been proposed, [11] shows a bootstrapped gate transfer switch which elevates the power switch gate using several transistors. Dickson type charge pumps, initially used diodes, nowadays ad-hoc connections are made using the internal charge pump nodes [12] [13] to turn on and off each switch. These ad-hoc connections are all actually based on the gate control strategies described in [14]. Some works combine ordinary switches supplied from the output voltage with others connected in parallel to start-up [5]. All these different architectures are basically trying to solve the same problem: to be able to guarantee effective turn on and off of the switches.

This work present a step-up DC-DC converter that multiplies by three the supply voltage, based on series-parallel architecture (Fig. 1). The switches presented apply the same general structure as in [14], but specialized for the context of series-Parallel converters architecture. They are driven from the input voltage and do not need an auxiliary charge pump. Their design improves the efficiency by recycling charge and optimizing the gate swing. The converter can start-up with the load connected without any extra mechanism.

The paper is organised as follows. Section II presents the series-parallel architecture studying the requirements of each switch. In Section III the proposed switches are presented. Simulation result and comparisons with others works can be found in Section IV. Finally, Section V summarizes the main conclusions.

## II. Series-Parallel Architecture

Fig. 3 shows the architecture of a series-Parallel x3 stepup converter. In Phase 1 (Fig. 1(a)), when charge is taken from the source, $S W V d d 1,2$ and $S W \operatorname{gnd}_{1,2}$ are turned on while $S W i_{1,2}$ and $S W V$ out are turned off. On Phase 2 Fig. 1 (b), charge is being delivered to the load, $S W V d d 1,2$ and $S W$ gnd $d_{1,2}$ are turned off whereas $S W i_{1,2}$ and $S W$ Vout are turned on. Therefore, just two signals are needed to control the switches, one drives $S W \operatorname{gnd}_{1,2}$ and $S W V d d 1,2$ while the other drives $S W i_{1,2}$ and $S W$ Vout. In order to avoid short circuits, these two signals must be non-overlapping.

In order to define the requirements of the drive signal for each switch, Table I shows the maximum (which is the worst case) terminal voltages (A and B nodes) (Fig. 3) of each switch in both Phases. In some cases (e.g. terminal B of $S W \operatorname{gnd}_{1}$


Fig. 3. Series-Parallel step-up $x 3$ converter
in Phase 1) this maximum value occurs at the start of the Phase. If $S W \operatorname{Vnd}_{1}$ is implemented by a NMOS, it can be easily turned off by setting its gate to gnd in any situation and is possible to turn it on using $V d d$ as node A is lower ( $V_{A}=$ gnd see Table I). Using the same argument $S W g n d_{2}$ can be also implemented by a single NMOS, therefore a special design for these switches is not necessary.

Table I indicate that $S W i_{1,2}$ can be implemented using one transistor too. In this case, a PMOS fulfils the requirements as it can be turned off connecting its gate to $V d d$ ( $V_{A}=g n d$, $V_{B}=V d d$ see Table I). As it was explained before, to turn it on is not a problem. The substrate can be connected to B node (the bottom node Fig. 3) since this node is always higher than A.

Consequently, the only switches whose design is tricky are $S W V d d_{1,2}$ and $S W$ Vout and they are studied in Section III

TABLE I. SWITCH TERMINALS MAXIMUM VOLTAGES

|  | Phase 1 |  |  | Phase 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch | State | A | B | State | A | B |
| $W^{W} \mathrm{gnnd}_{1}$ | ON | gnd | 2Vdd | OFF | gnd | 2Vdd |
| $\mathrm{SWgnd}_{2}$ | ON | gnd | Vdd | OFF | gnd | Vdd |
| $S W V d d_{1}$ | ON | Vdd | Vdd | OFF | Vdd | 3Vdd |
| $S W V d d_{2}$ | ON | Vdd | Vdd | OFF | Vdd | 2Vdd |
| SWVout | OFF | Vdd | 3Vdd | ON | 3Vdd | 3 Vdd |
| $S W i_{1}$ | OFF | gnd | Vdd | ON | 2Vdd | 2 Vdd |
| $\mathrm{SWi}_{2}$ | OFF | gnd | Vdd | ON | Vdd | Vdd |

## III. Switches Design

Firstly, the design of $S W V d d_{1,2}$ is detailed as it is easier to understand. Then in Section III-B the most challenging switch, SWVout, is analysed. The proposed architecture have the following features: it recycles the $S W$ Vout gate charge, thus reducing losses. Losses are further decreased by minimizing the gate swing for both switches, since the lowest possible voltage is used to turn them off.

## A. Switches to $V_{d d}$

The proposed switch for $S W V d d_{1,2}$ is depicted in Fig. 4. The power transistor is $M 1$ while $M 2$ and $M 3$ drive $M 1$ gate. When $V i n=V d d, M 3$ discharges the $M 1$ gate, thus turning it on. As in this Phase B node is lower than $V d d$ (Table I), $M 2$ remains off. Therefore, B node is charged to $V d d$ in this cycle.

At the end of Phase 1 , switches $S W V d d_{1,2}$ and $S W g n d_{1,2}$ are turned off before $S W i_{1,2}$ and $S W V$ out have been turned
on. Firstly, when $\operatorname{Vin}=g n d, M 2$ charges $M 1$ gate to the voltage available in node B , thus $M 1$ is now working as a diode. Then, after $S W i_{1,2}$ are turned on, B node increase but the $M 1$ connection prevent this charge from coming back to the source. If the chosen working frequency causes that B node is not completely charged during Phase 1, charge may go through $S W V d d_{1,2}$ even during Phase 2 (from A to B) until the steady state is achieved. However, instead of being a problem, this behaviour makes the output node to rise faster, as charge is being taken from the source in both phases during the transient state.


Fig. 4. Proposed switch for $S W V d d_{1,2}$
Although two extra transistor have been added to set up the switch, its extra parasitic capacitances do not affect the converter efficiency as an inverter chain has to be implemented anyway to control the M1 gate. Vin node has lower capacitance than $V g_{M 1}$ since $M 2$ and $M 3$ can be smaller than $M 1$. As can be noticed, the $M 1$ gate is always at the minimum voltage necessary to be off, reducing its swing and improving the efficiency.

## B. Switch to $V_{\text {out }}$

First we are going to analyse why the switch designed to $S W V d d_{1,2}$ cannot be used to implement $S W V$ out. If the switch shown in Fig. 4 is being used for $S W$ Vout, M2 will be never off as its maximum $V g\left(V i n=V d d=V g_{M 2}\right)$ is lower than node B ( $3 V d d$, the output node). Consequently, in Phase 2 when it is on, the node B will be discharged to ground through M2 and M3.

In order to avoid this problem, the gate of $M 2$ is connected to node A as is shown in Fig. 5. For the time being, assume that $\operatorname{Vin}$ is driven by the logic and node D is connected to ground. SWVout is turned on only when $V_{A}$ is higher than $V_{B}$, otherwise the output node $\left(V_{B}\right)$ will be discharged. Therefore, when $S W V$ out is on $(V i n=V d d), M 2$ remains off as $V_{A}>V_{B}$ and there is not a direct path from the output node to ground like in the case described before.


Fig. 5. Proposed switch for $S W$ Vout
At the end of Phase $2, V_{A} \simeq V_{B}$ and $V i n$ is set to ground so $M 3$ turns off, hence $V g_{M 1}$ remains discharged but
now floating. When the Phase 1 starts again, $V_{A}$ of $S W$ Vout decrease, turning on $M 2\left(V_{A}<V_{B}\right)$ and charging $M 1$ gate, thus $S W$ Vout is off as it was desired.

The charge used to drive $M 1$ gate can be reused by connecting $\operatorname{Vin}$ and $V_{D}$ as is shown in Fig. 5. So during Phase $1 M 3$ is off $\left(\operatorname{Vin}=V_{D}=V d d<V g_{M 1}=3 V d d\right)$ and $M 2$ in on $\left(V g_{M 2}=V_{A}=V d d<V_{B}=V_{\text {out }}=3 V d d\right)$, as a result $S W$ Vout is off $\left(V g_{M 1}=V o u t=3 V d d\right)$. At Phase $2, M 3$ is on $\left(V g_{M 3}=3 V d d>V_{D}=2 V d d\right)$ and $V g_{M 1}$ is discharged to $2 V d d$ so $M 1$ is turned on since $V_{A}$ and $V_{B}$ are higher ( $V_{A}=V_{B}=3 V d d$ see Table I). The sequence described is shown in Fig. 6. Summarizing, $V g_{M 1}$ will vary between $2 V d d$ and $3 V d d$. Instead of dumping the M1 gate charge to ground each time that $V g_{M 1}$ changes from $3 V d d$ to $2 V d d$, this charge is used to refill C 2 . Therefore, $S W V$ out is self-controlled and its gate charge recycled.

It is worth noting that in the case of switches $S W V d d_{1,2}$ the gate charge cannot be recycled since the gate node needs to be at ground in order to turn the switch on.

In switches $S W V d d_{1,2}$ and $S W$ Vout, the NMOS and PMOS substrates are connected to ground and the $V_{B}$ node, respectively.

Using the proposed switches, any integer step-up level can be achieved just changing the number of capacitors used. With additional $S W$ Vout switches, a multiple output converter can also be implemented.

## IV. Simulation Results

The proposed step-up DC-DC converter was simulated in a 130 nm CMOS twin-well technology, the result proves that the switches are working as desired. The performance achieved by the converter is compared with the state of art in Table II.

In order to demonstrate the behaviour of $S W$ Vout, Fig. 6 shows the simulated signals $V_{A}, V_{B}, V_{D}$ and $V g_{M 1}$. This simulation was done with $V d d=400 \mathrm{mV}$, a switching frequency of 1 MHz (selected by simulation to achieve maximum efficiency) and an output current of $5 \mu \mathrm{~A}$. The total capacitance used was $600 p F$. As can be seen in Fig. 6 the output voltage is almost 1.1 V . The efficiency simulated was $84 \%$, although the non-overlapping pulse generator power consumption was not considered, the gate parasitic capacitance switching loss of all transistors was took into account. The design of the nonoverlapping signal generator is out of the scope of this work and two ideal non-overlapping pulses were used for the logic signals that control the converter. If the non-overlapping pulse generator is considered, the efficiency is not significantly affected: in [15] we proposed a non-overlapping pulse generator which consume $284 n W$ at $1 M H z$ (with $V d d=1.2 \mathrm{~V}$ ). [5] shows an example of ring oscillator clock generator operating at $V d d$ down to 270 mV .

Another important issue is the start-up voltage. To reduce this some works add boost converters, use low $V_{t h}$ transistors or even mechanical mechanisms. None of these methods was used, however, the proposed converter presents low start-up voltage as is shown in Table II.

TABLE II. COMPARISON WITH THE STATE OF ART

| Reference | [3] | [12] | [13] | [16] | [5] | This work |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Technology (CMOS) | 350 nm | 130 nm | 180 nm | 250 nm | 130 nm | 130 nm |
| Start-up voltage | 35 mV | 125 mV | 700 mV | 300 mV | 270 mV | 200 mV |
| External component | INDUCTOR | NO | NO | NO | NO | NO |
| Output voltage | 1.8 V | $\simeq 350 \mathrm{mV}$ | 1.5 V | 3.2 V | 1.4 V | $\begin{gathered} 1.07 V(\mathrm{x} 3) @ V_{i n}=400 \mathrm{mV} @ 5 \mu \mathrm{~A} \\ 500 \mathrm{mV}(\mathrm{x} 3) @ V_{i n}=200 \mathrm{mV} @ 100 \mathrm{nA} \\ \hline \end{gathered}$ |
| Output power/current | $\begin{gathered} \simeq 300 \mu \mathrm{~W} \\ @ V_{i n}=100 \mathrm{mV} \end{gathered}$ | 100 nA | $4 \mu A$ | $1 \mu W$ | $5 \mu A @ V_{i n}=450 \mathrm{mV}$ | $\begin{gathered} 5 \mu \mathrm{~A} @ V_{i n}=400 \mathrm{mV} \\ 100 \mathrm{nA} @ V_{i n}=200 \mathrm{mV} \\ \hline \end{gathered}$ |
| Switching frequency | 28.4 KHz | 360 KHz | 5 MHz | 1 MHz | 800 KHz | $\begin{aligned} & 1 \mathrm{MHz} @ V_{i n}=400 \mathrm{mV} \\ & 50 \mathrm{KHz} @ V_{i n}=200 \mathrm{mV} \end{aligned}$ |
| Maximun efficiency | 58\% | 62\% | 55\% | 68\% | $65 \% @ V_{\text {in }}=450 \mathrm{mV}$ | $\begin{aligned} & 84 \% @ V_{i n}=400 \mathrm{mV} @ 5 \mu \mathrm{~A} \\ & 67.5 \% @ V_{i n}=200 \mathrm{mV} @ 100 \mathrm{nA} \\ & \hline \end{aligned}$ |



Fig. 6. Simulated signals of SWVout

## V. Conclusions

The design of the gate control strategy for switches operating above the power supply rail has been presented in the particular case study of a series - parallel, 3x, ultra low power, step-up DC/DC converter. A systematic procedure for identifying the requirements of each switch has been first presented. Then the switches that required special solutions have been addressed. It has been shown how, starting from a basic structure, the gate and drain-source terminal voltages of the auxiliary switches can be handled so that the gate swing of the main switch is minimized, thus saving energy. Additionally, the gate charge of the main transistor in one of the proposed switches is recycled, thus providing further energy savings. The designed converter was shown to operate correctly in simulation, achieving an $84 \%$ simulated efficiency (without the control circuitry) @ $V_{i n}=400 \mathrm{mV}$ and $5 \mu \mathrm{~A}$ load current and operating down to $V_{i n}=200 \mathrm{mV}$.

## VI. ACKNOWLEDGMENTS

The authors would like to thank the financial support of ANII (INI_X_2011_1_4078) and CSIC, Universidad de la República.

## REFERENCES

[1] C. Himes, E. Carlson, R. Ricchiuti, B. Otis, and B. Parviz, "Ultralow voltage nanoelectronics powered directly, and solely, from a tree," Nanotechnology, IEEE Transactions on, vol. 9, no. 1, pp. 2-5, 2010.
[2] Y.-C. Shih, T. Shen, and B. Otis, "A $2.3 \mu w$ wireless intraocular pressure/temperature monitor," in Solid State Circuits Conference ( $A$ SSCC), 2010 IEEE Asian, 2010, pp. 1-4.
[3] Y. Ramadass and A. Chandrakasan, "A battery-less thermoelectric energy harvesting interface circuit with 35 mv startup voltage," SolidState Circuits, IEEE Journal of, vol. 46, no. 1, pp. 333-341, 2011.
[4] J. Dickson, "On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique," Solid-State Circuits, IEEE Journal of, vol. 11, no. 3, pp. 374-378, 1976.
[5] Y.-C. Shih and B. Otis, "An inductorless DC-DC converter for energy harvesting with a $1.2 \mu w$ bandgap-referenced output controller," Circuits and Systems II: Express Briefs, IEEE Transactions on, vol. 58, no. 12, pp. 832-836, 2011.
[6] Y.-H. Chang and S.-Y. Kuo, "A gain/efficiency-improved serial-parallel switched-capacitor step-up DC-DC converter," Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 60, no. 10, pp. 2799-2809, 2013.
[7] D. Wayne, "Low voltage low power design techniques for medical devices," in Analog Circuit Design, R. Plassche, W. Sansen, and J. Huijsing, Eds. Springer US, 1995, pp. 105-126.
[8] F. Silveira and D. Flandre, Low Power Analog CMOS for Cardiac Pacemakers: Design and Optimization in Bulk and SOI Technologies. Springer, 2004, vol. 758.
[9] E. Klaassen, "Cardiac rhythm management ics," in Bio-Medical CMOS ICs, H.-J. Yoo and C. van Hoof, Eds., 2011, pp. 421-451.
[10] G. Palumbo and D. Pappalardo, "Charge pump circuits: An overview on design strategies and topologies," Circuits and Systems Magazine, IEEE, vol. 10, no. 1, pp. 31-45, 2010.
[11] K. Eguchi, H. Zhu, F. Ueno, and T. Tabata, "Design of a step-up/step-down SC DC-DC converter with series-connected capacitors," in Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, vol. 3, 2003, pp. III-300-III-303 vol.3.
[12] C. Ulaganathan, B. Blalock, J. Holleman, and J. Britton, C.L., "An ultra-low voltage self-startup charge pump for energy harvesting applications," in Circuits and Systems (MWSCAS), 2012 IEEE 55th International Midwest Symposium on, 2012, pp. 206-209.
[13] J. Che, C. Zhang, Z. Liu, Z. Wang, and Z. Wang, "Ultra-low-voltage low-power charge pump for solar energy harvesting systems," in Communications, Circuits and Systems, 2009. ICCCAS 2009. International Conference on, 2009, pp. 674-677.
[14] F. Su, W.-H. Ki, and C.-Y. Tsui, "Gate control strategies for high efficiency charge pumps," in Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, 2005, pp. 1907-1910 Vol. 2.
[15] F. Veirano, P. Perez, S. Besio, P. Castro, and F. Silveira, "Ultra low power pulse generator based on a ring oscillator with direct path current avoidance," in Circuits and Systems (LASCAS), 2013 IEEE Fourth Latin American Symposium on, 2013, pp. 1-4.
[16] S. Abdelaziz, A. Radwan, A. Eladawy, A. Mohieldin, and A. Soliman, "A low start-up voltage charge pump for energy harvesting applications," in Engineering and Technology (ICET), 2012 International Conference on, 2012, pp. 1-5.

