Título:
A tool for design exploration and power optimization of CMOS RF circuits blocks
Otros títulos:
Coordinador:
Director:
Compilador:
Autor:
Barboni, Leonardo
Fiorelli, Rafaella
Silveira, Fernando
Fiorelli, Rafaella
Silveira, Fernando
Tutor:
Tipo de documento:
Preprint
Editor:
Palabras clave:
Descriptores:
Electrónica
Año de publicación:
2006
Contenido:
Resumen:
A tool that explores the design space of basic RF circuit blocks is presented. The tool takes advantage of the application of an MOS transistor model continuous in all inversion levels (weak to strong inversion). The performance of the circuit is analyzed in the ID -gm/ID plane. The tool shows the existence of an inversion level that provides an optimum in the power consumption for a given gain and frequency. Examples are presented showing how comparison of the performance of different technologies or evaluation of the effect of parasitic elements can be easily done. The tool is applied to the design of a power amplifier and a VCO at 910 MHz in 0.35 mum CMOS technology. The tools estimations are checked against simulations using BSIM3v3, showing very good agreement. Additionally, preliminary experimental results are presented
Descripción:
metadata.articulos.dc.description.uri:
Editorial:
EN:
Financiadores:
Citación:
Barboni, L., Fiorelli, R., Silveira, F. A tool for design exploration and power optimization of CMOS RF circuits blocks [Preprint] Publicado en Proceedings of the IEEE International Symposium on Circuits and Systems, Island of Kos, Greece. Doi 10.1109/ISCAS.2006.1693246.
Citación:
metadata.articulos.cc.license.name:
ISBN:
e-ISBN:
ISSN:
ISMN:
Otros identificadores:
Cobertura geográfica:
Cobertura temporal:
Departamento académico:
Electrónica
Grupo de investigación:
Microelectrónica
Licencia:
Licencia Creative Commons Atribución - No Comercial - Sin Derivadas (CC - By-NC-ND 4.0)
Colecciones:
| Ficheros | Descripción | Tamaño | Formato | ||
|---|---|---|---|---|---|
| BFS06.pdf | — | 211.76 KB | Adobe PDF |