Por favor, use este identificador para citar o enlazar este ítem: https://hdl.handle.net/20.500.12008/41155

Título:

Power estimations vs. Power measurements in Cyclone III devices

Otros títulos:

Coordinador:

Director:

Compilador:

Autor:

Boemo, Eduardo
Oliver, Juan Pablo

Tutor:

Tipo de documento:

Ponencia

Editor:

Palabras clave:

Descriptores:

Electrónica

Año de publicación:

2011

Contenido:

Resumen:

This paper presents experimental measurements of power consumption for core logic of a 65-nm Cyclone III FPGA and its comparison with the value predicted by the power estimation tool. The laboratory work is described, including the measurement setup, the benchmark circuits, and the CAD flows utilized to obtain power estimations. The selected circuits used as benchmarks were different type of multipliers implemented in LUTs and in embedded blocks both with or without pipelining stages. Three type of results are presented: first, the error between power measurements and power estimations; second, the power savings by using pipeline stages, and third, the quantification of power savings by using embedded blocks.

Descripción:

Trabajo presentado al 2011 VII Southern Conference on Programmable Logic (SPL) Programmable Logic (SPL), 2011 VII Southern Conference on

metadata.articulos.dc.description.uri:

Editorial:

EN:

Financiadores:

Citación:

Boemo, E. Oliver, J. “Power estimations vs. Power measurements in Cyclone III Devices. Publicado en: Proceedings of the 2011 VII Southern Conference on Programmable Logic (SPL), Cordoba, Argentina, 2011, pp. 87-90, doi: 10.1109/SPL.2011.5782630.

Citación:

metadata.articulos.cc.license.name:

ISBN:

e-ISBN:

ISSN:

ISMN:

Otros identificadores:

Cobertura geográfica:

Cobertura temporal:

Departamento académico:

Electrónica

Grupo de investigación:

Electrónica Aplicada

Licencia:

Licencia Creative Commons Atribución - No Comercial - Sin Derivadas (CC - By-NC-ND 4.0)
FicherosDescripciónTamañoFormato
BO11.pdf — 179.49 KB Adobe PDF